

# 1M x 2BANKS x 32BITS SDRAM

# Table of Content-

1.	GENER	AL DESCRIPTION
2.	FEATUF	3ES3
3.	BALL C	ONFIGURATION4
4.	BALL D	ESCRIPTION5
5.	FUNCTIO	ONAL DESCRIPTION6
	5.1	Power Up and Initialization
	5.2	Programming Mode Register6
	5.3	Bank Activate Command6
	5.4	Read and Write Access Modes6
	5.5	Burst Read Command7
	5.6	Burst Write Command7
	5.7	Read Interrupted by a Read7
	5.8	Read Interrupted by a Write7
	5.9	Write Interrupted by a Write7
	5.10	Write Interrupted by a Read7
	5.11	Burst Stop Command
	5.12	Addressing Sequence of Burst Type8
	5.13	Auto-precharge Command9
	5.14	Precharge Command9
	5.15	Self Refresh Command9
	5.16	Power Down Mode10
	5.17	No Operation Command10
	5.18	Deselect Command10
	5.19	Clock Suspend Mode10
6.	TABLE	OF OPERATING MODES11
	6.1	Simplified State Diagram12
7.	ABSOLU	ITE MAXIMUM RATINGS13
8.	RECOM	MENDED DC OPERATING CONDITIONS13
9.	CAPACI	TANCE13
10.	DC CHA	RACTERISTICS14



11.	AC CHA	ARACTERISTICS15
12.	TIMING	WAVEFORMS17
	12.1	Command Input Timing17
	12.2	Read Timing18
	12.3	Control Timing of Input Data19
	12.4	Control Timing of Output Data20
	12.5	Mode Register Set Cycle21
	12.6	Interleaved Bank Read22
	12.7	Interleaved Bank Read23
	12.8	Interleaved Bank Read24
	12.9	Interleaved Bank Read25
	12.10	Interleaved Bank Write26
	12.11	Interleaved Bank Write27
	12.12	Page Mode Read28
	12.13	Page Mode Read/Write29
	12.14	AutoPrecharge Read
	12.15	AutoPrecharge Write
	12.16	AutoRefresh Cycle32
	12.17	SelfRefresh Cycle33
	12.18	Bust Read and Single Write34
	12.19	PowerDown Mode35
	12.20	Autoprecharge Timing
	12.21	Autoprecharge Timing37
	12.22	Timing Chart of Write-to-Read Cycle
	12.23	Timing Chart of Burst Stop Cycle
	12.24	Timing Chart of Burst Stop Cycle
	12.25	CKE/DQM Input Timing40
	12.26	CKE/DQM Input Timing41
	12.27	<b>7</b> 錯誤! 書籤的自我參照不正確。 <b>1</b>
13.	PACKA	GE DIMENSIONS43
	13.1	TFBGA 90 balls pitch=0.8mm43
14.	REVISI	ON HISTORY44



### 1. GENERAL DESCRIPTION

PT480232BG is a high-speed synchronous dynamic random access memory (SDRAM), organized as 1M words x 2 banks x 32 bits. Using pipelined architecture.

Accesses to the SDRAM are burst oriented. Consecutive memory location in one page can be accessed at a burst length of 1, 2, 4, 8 or full page when a bank and row is selected by an ACTIVE command. Column addresses are automatically generated by the SDRAM internal counter in burst operation. Random column read is also possible by providing its address at each clock cycle. The multiple bank nature enables interleaving among internal banks to hide the precharging time.

By having a programmable Mode Register, the system can change burst length, latency cycle, interleave or sequential burst to maximize its performance. PT480232BG is ideal for main memory in high performance applications.

### 2. FEATURES

3.3 /3.3±10% power supply
1048,576 words x 2 banks x 32 bits organization
Auto and Self refresh
CAS latency: 2 and 3
Burst Length: 1, 2, 4, 8, and full page
Sequential and Interleave burst
Burst read, Single Write Operation
Byte data controlled by DQM
Power-down Mode
Auto-precharge and controlled precharge
4K refresh cycles/64 mS
Interface: LVTTL
Packaged in TFBGA 90 BALL, using PB free with RoHS compliant.



# 3. BALL CONFIGURATION

				То	p Viev	N			
	1	2	3	4	5	6	7	8	9
Α	0	0	$\bigcirc$				0	0	0
в	DQ26		VSS					DQ23	
	DQ28	VDDQ	vssq				VDDQ	vsso	DQ19
С	vssq	() DQ27	O DQ25				 DQ22	() DQ20	
D									$\bigcirc$
Е	VSSQ	DQ29	DQ30				DQ17	DQ18	VDDQ
		0 DQ31						() DQ16	O VSSQ
F	$\bigcirc$	$\bigcirc$	$\bigcirc$				$\bigcirc$	$\bigcirc$	$\bigcirc$
G			<b>A3</b>				A2		
	A4	A5	46				A10	A0	A1
Н		$\bigcirc$	Õ					O BA	O A11
J		<b>A8</b>							$\bigcirc$
	CLK	CKE	A9				BA	CS#	RAS#
K							CAS#	O WE#	
L	$\bigcirc$	Õ	Õ				$\bigcirc$	$\bigcirc$	$\bigcirc$
м	VDDQ		VSS				VDD		VSSQ
	vsso						DQ6	DQ5	
Ν	$\bigcirc$	$\bigcirc$	$\bigcirc$						
Р									
		VDDQ	vssa				VDDQ	vsso	DQ4
R	DQ13		⊖ vss						
	DQ13	DQ15	v55				VDD	DQU	DQZ



## 4. BALL DESCRIPTION

BALL		FUNCTION	DESCRIPTION
LOCATION G1~G3,G7~G9,F7, F3,H1,H2,J3, H9	<b>NAME</b> A0-A11	Address	Multiplexed pins for row and column address. Row address: A0-A11. Column address: A0-A7.
J7,H8	BA	Bank Address	Select bank to activate during row address latch time, or bank to read/write during address latch time.
A1,A2,A8,A9,B1,B9 ,C2,C3,C7,C8,D2, D3,D7,D8,E2,E8,L2 ,L8,M2,M3,M7,M8, N2,N3,N7,N8,P1,P 9,R1,R2,R8,R9		Data Input/ Output	Multiplexed pins for data output and input.
J8	CS	Chip Select	Disable or enable the command decoder. When command decoder is disabled, new command is ignored and previous operation continues.
J9	RAS	Row Address Strobe	Command input. When sampled at the rising edge of the clock RAS, CAS and WE define the operation to be executed.
K7	CAS	Column Address Strobe	sReferred to RAS
K8	WE	Write Enable	Referred to RAS
K9,K1,F8,F2	DQM0~3	Input/output mask	The output buffer is placed at Hi-Z (with latency of 2) when DQM is sampled high in read cycle.In write cycle, sampling DQM high will block the write operation with zero latency.
J1	CLK	Clock Inputs	System clock used to sample inputs on the rising edge of clock.
J2	CKE	Clock Enable	CKE controls the clock activation and deactivation. When CKE is low, Power Down mode, Suspend mode, or Self Refresh mode is entered.
A7,F9,L7,R7	V <sub>DD</sub>	Power (+3.3V)	Power for input buffers and logic circuit inside DRAM.
	V <sub>SS</sub>	Ground	Ground for input buffers and logic circuit inside DRAM.
B2,B7,C9,D9,E1,L1 ,M9,N9,P2,	V <sub>ddq</sub>	Power (+3.3V) for I/O buffer	Separated power from $V_{DD}$ , to improve DQ noise immunity.
B8,B3,C1,D1,E9,L9 ,M1,N1,P8,	V <sub>SSQ</sub>	Ground for I/O buffer	Separated ground from V <sub>SS</sub> , to improve DQ noise immunity.
E3,E7,H3,H7, K2,K3	NC	No Connection	No connection



## 5. FUNCTIONAL DESCRIPTION

### 5.1 Power Up and Initialization

The default power up state of the mode register is unspecified. The following power up and initialization sequence need to be followed to guarantee the device being preconditioned to each user specific needs.

During power up, all V<sub>CC</sub> and V<sub>CC</sub>Q pins must be ramp up simultaneously to the specified voltage when the input signals are held in the "NOP" state. The power up voltage must not exceed V<sub>CC</sub> +0.3V on any of the input pins or V<sub>CC</sub> supplies. After power up, an initial pause of 200  $\mu$ S is required followed by a precharge of all banks using the precharge command. To prevent data contention on the DQ bus during power up, it is required that the DQM and CKE pins be held high during the initial pause period. Once all banks have been precharged, the Mode Register Set Command must be issued to initialize the Mode Register. An additional eight Auto Refresh cycles (CBR) are also required before or after programming the Mode Register to ensure proper subsequent operation.

#### 5.2 Programming Mode Register

After initial power up, the Mode Register Set Command must be issued for proper device operation. All banks must be in a precharged state and CKE must be high at least one cycle before the Mode Register Set Command can be issued. The Mode Register Set Command is activated by the low signals of RAS, CAS, CS and WE at the positive edge of the clock. The address input data during this cycle defines the parameters to be set as shown in the Mode Register Operation table. A new command may be issued following the mode register set command once a delay equal to  $t_{RSC}$  has elapsed. Please refer to the next page for Mode Register Set Cycle and Operation Table.

#### 5.3 Bank Activate Command

The Bank Activate command must be applied before any Read or Write operation can be executed. The operation is similar to RAS activate in EDO DRAM. The delay from when the Bank Activate command is applied to when the first read or write operation can begin must not be less than the RAS to CAS delay time  $(t_{R\,C\,D})$ . Once a bank has been activated it must be precharged before another Bank Activate command can be issued to the same bank. The minimum time interval between successive Bank Activate commands to the same bank is determined by the RAS cycle time of the device  $(t_{R\,C})$ . The minimum time interval between interleaved Bank Activate commands (Bank A to Bank B and vice versa) is the Bank-to-Bank delay time  $(t_{R\,R\,D})$ . The maximum time that each bank can be held active is specified as  $t_{R\,A\,S}$  (m a x .).

#### 5.4 Read and Write Access Modes

After a bank has been activated, a read or write cycle can be followed. This is accomplished by setting R A S high and C A S low at the clock rising edge after minimum of  $t_{R C D}$  delay. W E pin voltage level defines whether the access cycle is a read operation (W E high), or a write operation (W E low). The address inputs determine the starting column address. Reading or writing to a different row within an activated bank requires the bank be precharged and a new Bank Activate command be issued. When more than one bank is activated, interleaved bank Read or Write operations are possible. By using the programmed burst length and alternating the access and precharge operations between multiple banks, seamless data access operation among many different pages can be realized. Read or Write Commands can also be issued to the same bank or between active banks on every clock cycle.



#### 5.5 Burst Read Command

The Burst Read command is initiated by applying logic low level to CS and CAS while holding RAS and WE high at the rising edge of the clock. The address inputs determine the starting column address for the burst. The Mode Register sets type of burst (sequential or interleave) and the burst length (1, 2, 4, 8, full page) during the Mode Register Set Up cycle.

### 5.6 Burst Write Command

The Burst Write command is initiated by applying logic low level to CS, CAS and WE while holding RAS high at the rising edge of the clock. The address inputs determine the starting column address. Data for the first burst write cycle must be applied on the DQ pins on the same clock cycle that the Write Command is issued. The remaining data inputs must be supplied on each subsequent rising clock edge until the burst length is completed. Data supplied to the DQ pins after burst finishes will be ignored.

#### 5.7 Read Interrupted by a Read

A Burst Read may be interrupted by another Read Command. When the previous burst is interrupted, the remaining addresses are overridden by the new read address with the full burst length. The data from the first Read Command continues to appear on the outputs until the CAS latency from the interrupting Read Command the is satisfied.

#### 5.8 Read Interrupted by a Write

To interrupt a burst read with a Write Command, DQM may be needed to place the DQs (output drivers) in a high impedance state to avoid data contention on the DQ bus. If a Read Command will issue data on the first and second clocks cycles of the write operation, DQM is needed to insure the DQs are tri-stated. After that point the Write Command will have control of the DQ bus and DQM masking is no longer needed.

#### 5.9 Write Interrupted by a Write

A burst write may be interrupted before completion of the burst by another Write Command. When the previous burst is interrupted, the remaining addresses are overridden by the new address and data will be written into the device until the programmed burst length is satisfied.

#### 5.10 Write Interrupted by a Read

A Read Command will interrupt a burst write operation on the same clock cycle that the Read Command is activated. The DQs must be in the high impedance state at least one cycle before the new read data appears on the outputs to avoid data contention. When the Read Command is activated, any residual data from the burst write cycle will be ignored.



## 5.11 Burst Stop Command

A Burst Stop Command may be used to terminate the existing burst operation but leave the bank open for future Read or Write Commands to the same page of the active bank, if the burst length is full page. Use of the Burst Stop Command during other burst length operations is illegal. The Burst Stop Command is defined by having RAS and CAS high with CS and WE low at the rising edge of the clock. The data DQs go to a high impedance state after a delay, which is equal to the CAS Latency in a burst read cycle, interrupted by Burst Stop. If a Burst Stop Command is issued during a full page burst write operation, then any residual data from the burst write cycle will be ignored.

### 5.12 Addressing Sequence of Burst Type

The disturb address is varied by the Burst Length as shown in Table.

Durat				Order of Accesses Within a Burst			
Burst Length	Starting	Column	Address	Type = Sequential	Type = Interleaved		
			A0				
2			0	0-1	0-1		
			1	1-0	1-0		
		A1	A0				
		0	0	0-1-2-3	0-1-2-3		
4		0	1	1-2-3-0	1-0-3-2		
		1	0	2-3-0-1	2-3-0-1		
		1	1	3-0-1-2	3-2-1-0		
	A2	A1	A0				
	0	0	0	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6-7		
	0	0	1	1-2-3-4-5-6-7-0	1-0-3-2-5-4-7-6		
	0	1	0	2-3-4-5-6-7-0-1	2-3-0-1-6-7-4-5		
8	0	1	1	3-4-5-6-7-0-1-2	3-2-1-0-7-6-5-4		
	1	0	0	4-5-6-7-0-1 -2-3	4-5-6-7-0-1-2-3		
	1	0	1	5-6-7-0-1-2-3-4	5-4-7-6-1-0-3-2		
	1	1	0	6-7-0-1-2-3-4-5	6-7-4-5-2-3-0-1		
	1	1	1	7-0-1-2-3-4-5-6	7-6-5-4-3-2-1-0		



### 5.13 Auto-precharge Command

If A10 is set to high when the Read or Write Command is issued, then the auto-precharge function is entered. During auto-precharge, a Read Command will execute as normal with the exception that the active bank will begin to precharge automatically before all burst read cycles have been completed. Regardless of burst length, it will begin a certain number of clocks prior to the end of the scheduled burst cycle. The number of clocks is determined by CAS latency.

A Read or Write Command with auto-precharge can not be interrupted before the entire burst operation is completed. Therefore, using of a Read, Write, or Precharge Command is prohibited during a read or write cycle with auto-precharge. Once the precharge operation has started, the bank cannot be reactivated until the Precharge time ( $t_{R,P}$ ) has been satisfied. Issue of Auto-Precharge command is illegal if the burst is set to full page length. If A10 is high when a Write Command is issued, the Write with Auto-Precharge function is initiated. The SDRAM automatically enters the precharge operation two clock delay from the last burst write cycle. This delay is referred to as Write  $t_{W,R}$ . The bank undergoing auto-precharge can not be reactivated until  $t_{W,R}$  and  $t_{R,P}$  are satisfied. This is referred to as  $t_{D,A,L}$ , Data-in to Active delay ( $t_{D,A,L} = t_{W,R} + t_{R,P}$ ). When using the Auto-precharge Command, the interval between the Bank Activate Command and the beginning of the internal precharge operation must satisfy  $t_{R,A,S}$  (min).

### 5.14 Precharge Command

The Precharge Command is used to precharge or close a bank that has been activated. The Precharge Command is entered when CS, RAS and WE are low and CAS is high at the rising edge of the clock. The Precharge Command can be used to precharge each bank separately or all banks simultaneously. The address bits, A10, BS0 and BS1 are used to define which bank(s) is to be precharged when the command is issued. After the Precharge Command is issued, the precharged bank must be reactivated before a new read or write access can be executed. The delay between the Precharge Command and the Activate Command must be greater than or equal to the Precharge time ( $t_{RP}$ ).

## 5.15 Self Refresh Command

The Self-Refresh Command is defined by having CS, RAS, CAS and CKE held low with WE high at the rising edge of the clock. All banks must be idle prior to issuing the Self-Refresh Command. Once the command is registered, CKE must be held low to keep the device in Self-Refresh mode. When the SDRAM has entered Self Refresh mode all of the external control signals, except CKE, are disabled. The clock is internally disabled during Self-Refresh Operation to save power. The device will exit Self-Refresh operation after CKE is returned high. Any subsequent commands can be issued after  $t_{RC}$  from the end of Self Refresh command.

If, during normal operation, Auto-Refresh cycles are issued in bursts (as opposed to being evenly distributed), a burst of 4,096 Auto-Refresh cycles should be completed just prior to entering and just after exiting the Self-Refresh mode.



#### 5.16 Power Down Mode

The Power Down mode is initiated by holding CKE low. All of the receiver circuits except CKE are gated off to reduce the power. The Power Down mode does not perform any refresh operations; therefore the device can not remain in Power Down mode longer than the Refresh period ( $t_{R E F}$ ) of the device.

The Power Down mode is exited by bringing CKE high. When CKE goes high, a No Operation Command is required on the next rising clock edge, depending on  $t_{CK}$ . The input buffers need to be enabled with CKE held high for a period equal to  $t_{CKS}$  (min) +  $t_{CK}$  (min).

#### 5.17 No Operation Command

The No Operation Command should be used in cases when the SDRAM is in an idle or a wait state to prevent the SDRAM from registering any unwanted commands between operations. A No Operation Command is registered when CS is low with RAS, CAS, and WE held high at the rising edge of the clock. A No Operation Command will not terminate a previous operation that is still executing, such as a burst read or write cycle.

#### 5.18 Deselect Command

The Deselect Command performs the same function as a No Operation Command. Deselect Command occurs when CS is brought high, the RAS, CAS, and WE signals become don't cares.

#### 5.19 Clock Suspend Mode

During normal access mode, CKE must be held high enabling the clock. When CKE is registered low while at least one of the banks is active, Clock Suspend Mode is entered. The Clock Suspend mode deactivates the internal clock and suspends any clocked operation that was currently being executed. There is a one-clock delay between the registration of CKE low and the time at which the SDRAM operation suspends. While in Clock Suspend mode, the SDRAM ignores any new commands that are issued. The Clock Suspend mode is exited by bringing CKE high. There is a one-clock cycle delay from when CKE returns high to when Clock Suspend mode is exited.



## 6. TABLE OF OPERATING MODES

Fully synchronous operations are performed to latch the commands at the positive edges of CLK. Table 1 shows the truth table for the operation commands.

COMMAND	DEVICE STATE	CKEN-1	CKEN	DQM	ва	A10	A9-10 A11	cs	RAS	CAS	WE
Bank Active	Idle	Н	Х	Х	V	V	V	L	L	Н	Н
Bank Precharge	Any	Н	Х	Х	V	L	Х	L	L	Н	L
Precharge All	Any	н	Х	Х	Х	Н	Х	L	L	Н	L
Write	Active(3)	Н	Х	Х	V	L	V	L	Н	L	L
Write with Autoprecharge	Active(3)	н	х	Х	V	н	V	L	Н	L	L
Read	Active(3)	Н	Х	Х	V	L	V	L	Н	L	Н
Read with Autoprecharge	Active(3)	н	Х	Х	V	Н	V	L	Н	L	Н
Mode Register Set	Idle	Н	Х	Х	V	V	V	L	L	L	L
No-Operation	Any	Н	Х	Х	Х	Х	Х	L	н	Н	Н
Burst Stop	Active (4)	Н	Х	Х	Х	Х	Х	L	н	Н	L
Device Deselect	Any	Н	Х	Х	Х	Х	Х	Н	Х	Х	Х
Auto-Refresh	Idle	Н	Н	Х	Х	Х	Х	L	L	L	Н
Self-Refresh Entry	Idle	Н	L	Х	Х	Х	Х	L	L	L	Н
Self-Refresh Exit	Idle (S.R)	L	H	X X	X X	X X	X X	H	ХH	X H	X X
Clock Suspend Mode Entry	Active	Н	L	Х	Х	Х	Х	Х	Х	Х	Х
Power Down Mode Entry	Idle Active (5)	H H	L	X X	X X	X X	X X	H L	X H	X H	X X
Clock Suspend Mode Exit	Active	L	н	х	Х	х	х	Х	Х	Х	X
Power Down Mode Exit	Any (Power down)	L	H H	X X	X X	X X	X X	H L	X H	X H	x x
Data Write/Output Enable	Active	Н	Х	L	Х	Х	Х	Х	Х	Х	х
Data Write/Output Disable	Active	н	x	н	x	x	х	x	x	x	x

#### Notes:


(1) V = Valid, X = Don't care, L = Low Level, H = High Level

- (2) CKEn signal is input level when commands are provided.
- (3) These are state of bank designated by BS0, BS1 signals.
- (4) Device state is full page burst operation.
- (5) Power Down Mode can not be entered in the burst cycle.

When this command asserts in the burst cycle, device state is clock suspend mode.



## 6.1 Simplified State Diagram



Notes:

MRS = Mode Register Set REF = Refresh ACT = Active PRE = Precharge WRITEA = Write with Auto Precharge READA = Read with Auto Precharge



## 7. ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	RATING	UNIT	NOTES
Input, Output Voltage	V <sub>IN</sub> , V <sub>OUT</sub>	$-0.3 - V_{CC} + 0.3$	V	1
Power Supply Voltage	$V_{cc}, V_{cc}Q$	-0.3-4.6	V	1
Operating Temperature	T <sub>OPR</sub>	0-70	°C	1
Storage Temperature	T <sub>STG</sub>	-55 - 150	°C	1
Soldering Temperature (10s)	T <sub>SOLDER</sub>	260	°C	1
Power Dissipation	PD	1	W	1
Short Circuit Output Current	Ι <sub>ουτ</sub>	50	mA	1

Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device.

## 8. RECOMMENDED DC OPERATING CONDITIONS

 $(T_A = 0 \text{ to } 70^{\circ}C)$ 

PARAMETER	SYM.	MIN.	TYP.	MAX.	UNIT	NOTES
Power Supply Voltage	V <sub>CC</sub>	3.0	3.3	3.6	V	
Power Supply Voltage (for I/O Buffer)	V <sub>cc</sub> Q	3.0	3.3	3.6	V	
Input High Voltage	ViH	2.0	-	V <sub>CC</sub> +0.3	V	1
Input Low Voltage	VIL	-0.3	-	0.8	V	2
Output logic high Voltage	V <sub>он</sub>	2.4			V	l <sub>он</sub> =-2mA
Output logic low Voltage	Vol			0.4	V	l <sub>oL</sub> =2mA
Input leakage Current	I <sub>LI</sub>	-10		10	μA	3

Note: (1) VIH (max.) = VCC/VCCQ +1 .2V for pulse width < 5 nS

(3) Any input  $0V \le VIN \le VCCQ$ . Input leakage currents include Hi-Z output leakage for all bi-directional buffers

with Tri-State outputs.

# 9. CAPACITANCE

 $(V_{CC} = 2.7V \sim 3.6V, T_A = 25 C, f = 1MHz)$ 

PARAMETER	SYM.	MIN.	MAX.	UNIT
Input Capacitance (A0 to A10, BS0, BS1, CS , RAS ,CAS ,WE, DQM, CKE)	C <sub>I1</sub>	2.5	5.5	p f
Input Capacitance (CLK)	C <sub>CLK</sub>	2.5	4	pf
Input/Output capacitance (DQ0 to DQ31)	C <sub>IO</sub>	4	6.5	pf

Note: These parameters are periodically sampled and not 100% tested

<sup>(2)</sup> VIL (min.) = VSS/VSSQ -1 .2V for pulse width < 5 nS



# 10. DC CHARACTERISTICS

 $(V_{CC} = 3.3V \pm 0.3V, T_A = 0^{\circ} \sim 70^{\circ}C)$ 

PARAMET	SYM.	-6 MAX.	UNIT	NOTES	
Operating Current tCK = min., tRC = min. Active precharge command cycling without burst operation	1 bank operation	ICC1	90		3
Standby Current t <sub>CK</sub> = min., CS = V <sub>IH</sub>	CKE = V <sub>IH</sub>	ICC2	35		3
V <sub>IH /L</sub> = V <sub>IH</sub> (min.) /V <sub>IL</sub> (max.) Bank: inactive state	CKE = V <sub>IL</sub> (Power down mode)	ICC2P	3		3
Standby Current CLK = V <sub>II</sub> , CS = V <sub>IH</sub>	CKE = V <sub>IH</sub>	ICC2S	8		
$V_{IH/L} = V_{IH}$ (min.) $/V_{IL}$ (max.) Bank: inactive state	CKE = V <sub>IL</sub> (Power down mode)	ICC2PS	3	mA	
No Operating Current t <sub>CK</sub> = min., CS = V <sub>IH</sub> (min.)	CKE = V <sub>IH</sub>	ICC3	60		
Bank: active state (2 banks)	CKE = V <sub>IL</sub> (Power Down mode)	ICC3P	15		
Burst Operating Current Read/ Write command cycling	(t <sub>CK</sub> = min.)	ICC4	165		3, 4
Auto Refresh Current Auto refresh command cycling	(t <sub>ск</sub> = min.)	ICC5	120		3
Self Refresh Current (CKE = 0.2V) Self refresh mode	Standard	ICC6	3		

PARAMETER	SYM.	MIN.	MAX.	UNIT	NOTES
Input Leakage Current $(0V {\leq} V_{\text{IN}} {\leq} V_{\text{CC}}, \text{ all other pins not under test = 0V})$	I <sub>I(L)</sub>	-5	5	μA	
Output Leakage Current (Output disable , $0V \leq V_{OUT} \leq V_{CC}Q$ )	I <sub>O(L)</sub>	-5	5	μA	
LVTTL Output "H" Level Voltage (I <sub>out</sub> = -2 mA)	V <sub>OH</sub>	2.4	-	V	
LVTTL Output "L" Level Voltage (Iout = 2 mA)	V <sub>OL</sub>	-	0.4	V	



## 11. AC CHARACTERISTICS

# (V\_{CC} = 3.3V \pm 0.3V, V\_{SS} = 0V, T\_A = 0 to 70 $^\circ\!\mathrm{C}$ , Notes: 5, 6, 7, 8)

PARAMETER	SYM.	-6		UNIT	NOTES
		MIN.	MAX.		
Ref/Active to Ref/Active Command Period	t <sub>RC</sub>	60			
Active to Precharge Command Period	t <sub>RAS</sub>	42	100000	nS	
Active to Read/Write Command Delay Time	t <sub>RCD</sub>	18			
Read/Write(a) to Read/Write(b) Command Period	t <sub>CCD</sub>	1		t <sub>ск</sub>	
Precharge to Active(b) Command Period	t <sub>RP</sub>	18		nS	
Active(a) to Active(b) Command Period	t <sub>RPD</sub>	12			
Write Recovery Time	t <sub>WR</sub>	2		t <sub>ск</sub>	
		2		ICK	
CLK Cycle Time	t <sub>ск</sub>	7.5	1000		
		6	1000		
CLK High Level Width	t <sub>CH</sub>	2			7
CLK Low Level Width	t <sub>cL</sub>	2			7
Access Time from CLK	t <sub>AC</sub>		5.5		
			5.5		
Output Data Hold Time	t <sub>OH</sub>	2			
Output Data High Impedance Time	t <sub>HZ</sub>	2	6		
Output Data Low Impedance Time	t <sub>LZ</sub>	0			
Power Down Mode Entry Time	t <sub>SB</sub>	0	6	nS	
Transition Time of CLK (Rise and Fall)	t⊤	0.5	1		
Data-in-Set-up Time	t <sub>DS</sub>	1.5			7
Data-in Hold Time	t <sub>DH</sub>	1			7
Address Set-up Time	t <sub>AS</sub>	1.5			7
Address Hold Time	t <sub>AH</sub>	1			7
CKE Set-up Time	t <sub>cks</sub>	1.5			7
CKE Hold Time	t <sub>скн</sub>	1			7
Command Set-up Time	t <sub>CMS</sub>	1.5			7
Command Hold Time	t <sub>смн</sub>	1			7
Refresh Time	t <sub>REF</sub>		64	mS	
Mode Register Set Cycle Time	t <sub>RSC</sub>	12		nS	


(L):For low power



Notes:

- (1) Operation exceeds "ABSOLUTE MAXIMUM RATING" may cause permanent damage to the devices.
- (2) All voltages are referenced to VSS
- (3) These parameters depend on the cycle rate and listed values are measured at a cycle rate with the minimum values of tCK and tRC.
- (4) These parameters depend on the output loading conditions. Specified values are obtained with output open.
- (5) Power up sequence
  - (1) Power up must be performed in the following sequence.
  - (2) Power must be applied to VCC and VCCQ (simultaneously) while all input signals are held in the "NOP" state. The CLK signals must be started at the same time.
  - (3) After power-up a pause of at least 200 µseconds is required. It is required that DQM and CKE signals then be held "high" (VCC levels) to ensure that the DQ output is impedance.
  - (4) All banks must be precharged.
  - (5) The Mode Register Set command must be asserted to initialize the Mode Register.
  - (6) A minimum of eight Auto Refresh dummy cycles is required to stabilize the internal circuitry of the device.
- (6) AC test conditions.

PARAMETER	CONDITIONS
Output Reference Level	1.4V/1.4V
Output Load	See diagram below
Input Signal Levels	2.4V/0.4V
Transition Time (Rise and Fall) of Input Signal	1 nS
Input Reference Level	1.4V



1. Transition times are measured between VIH and VIL.

2. The defines the time at which the outputs achieve the open circuit condition and is not referenced to output level.


- 3. These parameters account for the number of clock cycles and depend on the operating frequency of the clock, as follows the number of clock cycles = specified value of timing/ clock period. (count fractions as whole number)
  - (1)  $t_{CH}$  is the pulse width of CLK measured from the positive edge to the negative edge referenced to  $V_{H}$  (min.).

 $t_{cL}$  is the pulse width of CLK measured from the negative edge to the positive edge referenced to V<sub>IL</sub> (max.).




## 12. TIMING WAVEFORMS

# 12.1 Command Input Timing






# 12.2 Read Timing






## 12.3 Control Timing of Input Data






## 12.4 Control Timing of Output Data



D POintec


## 12.5 Mode Register Set Cycle





# 12.6 Interleaved Bank Read


(Burst Length = 4, CAS Latency = 3)





# 12.7 Interleaved Bank Read


(Burst Length = 4, CAS Latency = 3, Autoprecharge)





# 12.8 Interleaved Bank Read


(Burst Length = 8, CAS Latency = 3)





# 12.9 Interleaved Bank Read


(Burst Length = 8, CAS Latency = 3, Autoprecharge)





## 12.10 Interleaved Bank Write


(Burst Length = 8)





# 12.11 Interleaved Bank Write


(Burst Length = 8, Autoprecharge)





## 12.12 Page Mode Read

(Burst Length = 4, CAS Latency = 3)






PT480232BG

## 12.13 Page Mode Read/Write


(Burst Length = 8, CAS Latency = 3)





# 12.14 AutoPrecharge Read


(Burst Length = 4, CAS Latency = 3)






# 12.15 AutoPrecharge Write

(Burst Length = 4)






#### 12.16 AutoRefresh Cycle






## 12.17 SelfRefresh Cycle






# 12.18 Bust Read and Single Write

(Burst Length = 4, CAS Latency = 3)






### 12.19PowerDown Mode





## 12.20 Autoprecharge Timing


(Read Cycle)





### 12.21 Autoprecharge Timing


(Write Cycle)






### 12.22 Timing Chart of Write-to-Read Cycle

In the case of Burst Length = 4



### 12.23 Timing Chart of Burst Stop Cycle


(Burst Stop Command)





## 12.24 Timing Chart of Burst Stop Cycle


(Precharge Command)





# 12.25 CKE/DQM Input Timing


(Write Cycle)






# 12.26CKE/DQM Input Timing

(Read Cycle)






## 12.27 Self Refresh/Power Down Mode Exit Timing





## 13. PACKAGE DIMENSIONS

## 13.1 TFBGA 90 balls pitch=0.8mm





### 14. **REVISION HISTORY**

VERSION	DATE	PAGE	DESCRIPTION
A00	08/17/2004	_	Preliminary datasheet
A01	07/17/2006		Modified all parameter

#### **Important Notice**

Pointec products are not designed, intended, authorized or warranted for use as components in systems or equipment intended for surgical implantation, atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, or for other applications intended to support or sustain life. Further more, Pointec products are not intended for applications wherein failure of Pointec products could result or lead to a situation wherein personal injury, death or severe property or environmental damage could occur.

Pointec customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Pointec for any damages resulting from such improper use or sales.